

GigaDevice Semiconductor Inc.

GD32F107xx

ARM® Cortex™ -M3 32-bit MCU

Datasheet



Table of Contents

Table of Contents	1
List of Figures	3
List of Tables	4
1. General description	5
2. Device overview	6
2.1. Device information	6
2.2. Block diagram.....	8
2.3. Pinouts and pin assignment	9
2.4. Memory map	12
2.5. Clock tree	16
2.6. Pin definitions.....	17
2.6.1. GD32F107Zx LQFP144 pin definitions.....	17
2.6.2. GD32F107Vx LQFP100 pin definitions	26
2.6.3. GD32F107Rx LQFP64 pin definitions	33
3. Functional description	38
3.1. ARM® Cortex™-M3 core	38
3.2. On-chip memory	38
3.3. Clock, reset and supply management.....	39
3.4. Boot modes.....	39
3.5. Power saving modes	40
3.6. Analog to digital converter (ADC)	40
3.7. Digital to analog converter (DAC).....	41
3.8. DMA	41
3.9. General-purpose inputs/outputs (GPIOs)	41
3.10. Timers and PWM generation	42
3.11. Real time clock (RTC)	43
3.12. Inter-integrated circuit (I2C)	43
3.13. Serial peripheral interface (SPI)	44
3.14. Universal synchronous asynchronous receiver transmitter (USART)	44
3.15. Inter-IC sound (I2S)	44



3.16.	Universal serial bus full-speed (USBFS)	45
3.17.	Controller area network (CAN)	45
3.18.	Ethernet MAC interface.....	45
3.19.	External memory controller (EXMC)	45
3.20.	Debug mode	46
3.21.	Package and operation temperature.....	46
4.	Electrical characteristics.....	47
4.1.	Absolute maximum ratings.....	47
4.2.	Recommended DC characteristics.....	47
4.3.	Power consumption	48
4.4.	EMC characteristics	49
4.5.	Power supply supervisor characteristics	49
4.6.	Electrical sensitivity	50
4.7.	External clock characteristics	51
4.8.	Internal clock characteristics	52
4.9.	PLL characteristics.....	53
4.10.	Memory characteristics	53
4.11.	GPIO characteristics	53
4.12.	ADC characteristics	54
4.13.	DAC characteristics	54
4.14.	I2C characteristics	54
4.15.	SPI characteristics	55
5.	Package information.....	56
6.	Ordering information	58
7.	Revision history	59



List of Figures

Figure 2-1. GD32F107xx block diagram	8
Figure 2-2. GD32F107Zx LQFP144 pinouts	9
Figure 2-3. GD32F107Vx LQFP100 pinouts	10
Figure 2-4. GD32F107Rx LQFP64 pinouts	11
Figure 2-5. GD32F107xx clock tree	16
Figure 5-1. LQFP package outline.....	56



List of Tables

Table 2-1. GD32F107xx devices features and peripheral list	6
Table 2-2. GD32F107xx devices features and peripheral list (continued)	7
Table 2-3. GD32F107xx memory map	12
Table 2-4. GD32F107Zx LQFP144 pin definitions	17
Table 2-5. GD32F107Vx LQFP100 pin definitions	26
Table 2-6. GD32F107Rx LQFP64 pin definitions	33
Table 4-1. Absolute maximum ratings	47
Table 4-2. DC operating conditions	47
Table 4-3. Power consumption characteristics	48
Table 4-4. EMS characteristics	49
Table 4-5. EMI characteristics	49
Table 4-6. Power supply supervisor characteristics	49
Table 4-7. ESD characteristics	50
Table 4-8. Static latch-up characteristics	50
Table 4-9. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	51
Table 4-10. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	51
Table 4-11. High speed internal clock (IRC8M) characteristics	52
Table 4-12. Low speed internal clock (IRC40K) characteristics	52
Table 4-13. PLL characteristics	53
Table 4-14. Flash memory characteristics	53
Table 4-15. I/O port characteristics	53
Table 4-16. ADC characteristics	54
Table 4-17. DAC characteristics	54
Table 4-18. I2C characteristics	54
Table 4-19. SPI characteristics	55
Table 5-1. LQFP package dimensions	57
Table 6-1. Part ordering code for GD32F107xx devices	58
Table 7-1. Revision history	59

1. General description

The GD32F107xx device belongs to the connectivity line of GD32 MCU Family. It is a 32-bit general-purpose microcontroller based on the ARM® Cortex™-M3 RISC core with enhanced connectivity performance and best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex™-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F107xx device incorporates the ARM® Cortex™-M3 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 1 MB on-chip Flash memory and 96 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to two 12-bit ADCs, up to two 12-bit DACs, up to four general-purpose 16-bit timers, two basic timers plus two PWM advanced-control timer, as well as standard and advanced communication interfaces: up to three SPIs, two I²Cs, three USARTs, two UARTs, two I²Ss, two CANs, an USBFS and an Ethernet MAC.

The device operates from a 2.6 to 3.6 V power supply and available in –40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F107xx devices suitable for a wide range of interconnection applications, especially in areas such as industrial control, motor drives, power monitor and alarm systems, consumer and handheld equipment, POS, vehicle GPS, LED display and so on.

2. Device overview

2.1. Device information

Table 2-1. GD32F107xx devices features and peripheral list

Part Number		GD32F107xx							
		RB	RC	RD	RE	RF	RG	VB	VC
Flash (KB)		128	256	384	512	768	1024	128	256
SRAM (KB)		96	96	96	96	96	96	96	96
Timers	GPTM(16 bit)	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>
	Advanced TM(16 bit)	1 <small>(0)</small>	1 <small>(0)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	1 <small>(0)</small>	1 <small>(0)</small>
	SysTick	1	1	1	1	1	1	1	1
	Basic TM(16 bit)	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>
	Watchdog	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1
Connectivity	U(S)ART	5	5	5	5	5	5	5	5
	I2C	1 <small>(0)</small>	1 <small>(0)</small>	2 <small>(0-1)</small>	2 <small>(0-1)</small>	2 <small>(0-1)</small>	2 <small>(0-1)</small>	1 <small>(0)</small>	1 <small>(0)</small>
	SPI	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>
	I2S	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>
	CAN 2.0B	2	2	2	2	2	2	2	2
	USBFS	1	1	1	1	1	1	1	1
	Ethernet MAC	1	1	1	1	1	1	1	1
GPIO		51	51	51	51	51	51	80	80
EXMC		0	0	0	0	0	0	1	1
EXTI		16	16	16	16	16	16	16	16
ADC	Units	2	2	2	2	2	2	2	2
	Channels	16	16	16	16	16	16	16	16
DAC		2	2	2	2	2	2	2	2


Package	LQFP64	LQFP100
---------	--------	---------

Table 2-2. GD32F107xx devices features and peripheral list (continued)

Part Number	GD32F107xx									
	VD	VE	VF	VG	ZC	ZD	ZE	ZF	ZG	
Flash (KB)	384	512	768	1024	256	384	512	768	1024	
SRAM (KB)	96	96	96	96	96	96	96	96	96	
Timers	GPTM(16 bit)	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	4 <small>(1-4)</small>	
	Advanced TM(16 bit)	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	2 <small>(0,7)</small>	
	SysTick	1	1	1	1	1	1	1	1	
	Basic TM(16 bit)	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>	2 <small>(5-6)</small>
	Watchdog	2	2	2	2	2	2	2	2	
	RTC	1	1	1	1	1	1	1	1	
Connectivity	U(S)ART	5	5	5	5	5	5	5	5	
	I2C	2	2	2	2	2	2	2	2	
	SPI	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	
	I2S	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	2 <small>(1-2)</small>	
	CAN 2.0B	2	2	2	2	2	2	2	2	
	USBFS	1	1	1	1	1	1	1	1	
	Ethernet MAC	1	1	1	1	1	1	1	1	
GPIO	80	80	80	80	112	112	112	112		
EXMC	1	1	1	1	1	1	1	1		
EXTI	16	16	16	16	16	16	16	16		
ADC	Units	2	2	2	2	2	2	2	2	
	Channels	16	16	16	16	16	16	16	16	
DAC	2	2	2	2	2	2	2	2		
Package	LQFP100				LQFP144					

2.2. Block diagram

Figure 2-1. GD32F107xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F107Zx LQFP144 pinouts




Figure 2-3. GD32F107Vx LQFP100 pinouts





Figure 2-4. GD32F107Rx LQFP64 pinouts



2.4. Memory map

Table 2-3. GD32F107xx memory map

Pre-defined Regions	Bus	Address	Peripherals
External device	AHB	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
External RAM		0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
Peripheral	AHB	0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	Reserved
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	ENET
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
		0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
		0x4002 3C00 - 0x4002 3FFF	Reserved
		0x4002 3800 - 0x4002 3BFF	Reserved
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	Reserved
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0C00 - 0x4002 0FFF	Reserved
		0x4002 0800 - 0x4002 0BFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA1
0x4002 0000 - 0x4002 03FF	DMA0		
0x4001 8400 - 0x4001 FFFF	Reserved		

Pre-defined Regions	Bus	Address	Peripherals
		0x4001 8000 - 0x4001 83FF	Reserved
	APB2	0x4001 7C00 - 0x4001 7FFF	Reserved
		0x4001 7800 - 0x4001 7BFF	Reserved
		0x4001 7400 - 0x4001 77FF	Reserved
		0x4001 7000 - 0x4001 73FF	Reserved
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	Reserved
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
	0x4001 0400 - 0x4001 07FF	EXTI	
	0x4001 0000 - 0x4001 03FF	AFIO	
	APB1	0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	Reserved
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
0x4000 7C00 - 0x4000 7FFF		Reserved	
0x4000 7800 - 0x4000 7BFF		Reserved	
0x4000 7400 - 0x4000 77FF		DAC	
0x4000 7000 - 0x4000 73FF		PMU	




Pre-defined Regions	Bus	Address	Peripherals
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Shared CAN SRAM 512 bytes
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	Reserved
		0x4000 1C00 - 0x4000 1FFF	Reserved
		0x4000 1800 - 0x4000 1BFF	Reserved
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SRAM	AHB	0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
		0x2003 0000 - 0x2005 FFFF	Reserved
		0x2002 0000 - 0x2002 FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	Reserved
		0x2001 8000 - 0x2001 BFFF	Reserved
		0x2000 5000 - 0x2001 7FFF	SRAM
		0x2000 0000 - 0x2000 4FFF	
Code	AHB	0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF F000 - 0x1FFF F7FF	Boot loader



Pre-defined Regions	Bus	Address	Peripherals
		0x1FFF C010 - 0x1FFF EFFF	
		0x1FFF C000 - 0x1FFF C00F	
		0x1FFF B000 - 0x1FFF BFFF	
		0x1FFF 7A10 - 0x1FFF AFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Reserved
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Reserved
		0x0810 0000 - 0x082F FFFF	Main Flash
		0x0802 0000 - 0x080F FFFF	
		0x0800 0000 - 0x0801 FFFF	
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Aliased to Main Flash or Boot loader
		0x0002 0000 - 0x000F FFFF	
		0x0000 0000 - 0x0001 FFFF	

2.5. Clock tree

Figure 2-5. GD32F107xx clock tree



Legend:

- HXTAL: High speed external clock
- LXTAL: Low speed external clock
- IRC8M: High speed internal clock
- IRC40K: Low speed internal clock

2.6. Pin definitions

2.6.1. GD32F107Zx LQFP144 pin definitions

Table 2-4. GD32F107Zx LQFP144 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate:TRACED1, EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate:TRACED2, EXMC_A21
PE6	5	I/O	5VT	Default: PE6 Alternate:TRACED3, EXMC_A22
V _{BAT}	6	P		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate: OSC32OUT
PF0	10	I/O	5VT	Default: PF0 Alternate: EXMC_A0
PF1	11	I/O	5VT	Default: PF1 Alternate: EXMC_A1
PF2	12	I/O	5VT	Default: PF2 Alternate: EXMC_A2
PF3	13	I/O	5VT	Default: PF3 Alternate: EXMC_A3
PF4	14	I/O	5VT	Default: PF4 Alternate: EXMC_A4
PF5	15	I/O	5VT	Default: PF5 Alternate: EXMC_A5
V _{SS_5}	16	P		Default: V _{SS_5}
V _{DD_5}	17	P		Default: V _{DD_5}
PF6	18	I/O		Default: PF6



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: EXMC_NIORD
PF7	19	I/O		Default: PF7 Alternate: EXMC_NREG
PF8	20	I/O		Default: PF8 Alternate: EXMC_NIOWR
PF9	21	I/O		Default: PF9 Alternate: EXMC_CD
PF10	22	I/O		Default: PF10 Alternate: EXMC_INTR
OSCIN	23	I		Default: OSCIN Remap: PD0
OSCOUT	24	O		Default: OSCOUT Remap: PD1
NRST	25	I/O		Default: NRST
PC0	26	I/O		Default: PC0 Alternate: ADC01_IN10
PC1	27	I/O		Default: PC1 Alternate: ADC01_IN11, ETH_MII_MDC, ETH_RMII_MDC
PC2	28	I/O		Default: PC2 Alternate: ADC01_IN12, ETH_MII_TXD2
PC3	29	I/O		Default: PC3 Alternate: ADC01_IN13, ETH_MII_TX_CLK
V _{SSA}	30	P		Default: V _{SSA}
V _{REF-}	31	P		Default: V _{REF-}
V _{REF+}	32	P		Default: V _{REF+}
V _{DDA}	33	P		Default: V _{DDA}
PA0-WKUP	34	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, ETH_MII_CRS
PA1	35	I/O		Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, TIMER4_CH1, ETH_MII_RX_CLK, ETH_RMII_REF_CLK
PA2	36	I/O		Default: PA2 Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, TIMER4_CH2, ETH_MII_MDIO, ETH_RMII_MDIO



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA3	37	I/O		Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3, ETH_MII_COL
V _{SS_4}	38	P		Default: V _{SS_4}
V _{DD_4}	39	P		Default: V _{DD_4}
PA4	40	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap: SPI2_NSS, I2S2_WS
PA5	41	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	42	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BKIN Remap: TIMER0_BKIN
PA7	43	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, ETH_MII_RX_DV, ETH_RMII_CRS_DV Remap: TIMER0_CH0_ON
PC4	44	I/O		Default: PC4 Alternate: ADC01_IN14, ETH_MII_RXD0, ETH_RMII_RXD0
PC5	45	I/O		Default: PC5 Alternate: ADC01_IN15, ETH_MII_RXD1, ETH_RMII_RXD1
PB0	46	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON, ETH_MII_RXD2 Remap: TIMER0_CH1_ON
PB1	47	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON, ETH_MII_RXD3 Remap: TIMER0_CH2_ON
PB2	48	I/O	5VT	Default: PB2, BOOT1
PF11	49	I/O	5VT	Default: PF11 Alternate: EXMC_NIOS16
PF12	50	I/O	5VT	Default: PF12 Alternate: EXMC_A6



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{SS_6}	51	P		Default: V _{SS_6}
V _{DD_6}	52	P		Default: V _{DD_6}
PF13	53	I/O	5VT	Default: PF13 Alternate: EXMC_A7
PF14	54	I/O	5VT	Default: PF14 Alternate: EXMC_A8
PF15	55	I/O	5VT	Default: PF15 Alternate: EXMC_A9
PG0	56	I/O	5VT	Default: PG0 Alternate: EXMC_A10
PG1	57	I/O	5VT	Default: PG1 Alternate: EXMC_A11
PE7	58	I/O	5VT	Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI
PE8	59	I/O	5VT	Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON
PE9	60	I/O	5VT	Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0
V _{SS_7}	61	P		Default: V _{SS_7}
V _{DD_7}	62	P		Default: V _{DD_7}
PE10	63	I/O	5VT	Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON
PE11	64	I/O	5VT	Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1
PE12	65	I/O	5VT	Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON
PE13	66	I/O	5VT	Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2
PE14	67	I/O	5VT	Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3
PE15	68	I/O	5VT	Default: PE15



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: EXMC_D12 Remap: TIMER0_BKIN
PB10	69	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX, ETH_MII_RX_ER Remap: TIMER1_CH2
PB11	70	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX, ETH_MII_TX_EN, ETH_RMII_TX_EN Remap: TIMER1_CH3
V _{SS_1}	71	P		Default: V _{SS_1}
V _{DD_1}	72	P		Default: V _{DD_1}
PB12	73	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BKIN, I2S1_WS, CAN1_RX, ETH_MII_TXD0, ETH_RMII_TXD0
PB13	74	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1
PB14	75	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON
PB15	76	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD
PD8	77	I/O	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX, ETH_MII_RX_DV, ETH_RMII_CRS_DV
PD9	78	I/O	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX, ETH_MII_RXD0, ETH_RMII_RXD0
PD10	79	I/O	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK, ETH_MII_RXD1, ETH_RMII_RXD1
PD11	80	I/O	5VT	Default: PD11



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: EXMC_A16 Remap: USART2_CTS, ETH_MII_RXD2
PD12	81	I/O	5VT	Default: PD12 Alternate: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS, ETH_MII_RXD3
PD13	82	I/O	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1
V _{SS_8}	83	P		Default: V _{SS_8}
V _{DD_8}	84	P		Default: V _{DD_8}
PD14	85	I/O	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2
PD15	86	I/O	5VT	Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3
PG2	87	I/O	5VT	Default: PG2 Alternate: EXMC_A12
PG3	88	I/O	5VT	Default: PG3 Alternate: EXMC_A13
PG4	89	I/O	5VT	Default: PG4 Alternate: EXMC_A14
PG5	90	I/O	5VT	Default: PG5 Alternate: EXMC_A15
PG6	91	I/O	5VT	Default: PG6 Alternate: EXMC_INT1
PG7	92	I/O	5VT	Default: PG7 Alternate: EXMC_INT2
PG8	93	I/O	5VT	Default: PG8
V _{SS_9}	94	P		Default: V _{SS_9}
V _{DD_9}	95	P		Default: V _{DD_9}
PC6	96	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0 Remap: TIMER2_CH0
PC7	97	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1 Remap: TIMER2_CH1
PC8	98	I/O	5VT	Default: PC8



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER7_CH2 Remap: TIMER2_CH2
PC9	99	I/O	5VT	Default: PC9 Alternate: TIMER7_CH3 Remap: TIMER2_CH3
PA8	100	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF
PA9	101	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	102	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
PA11	103	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3
PA12	104	I/O	5VT	Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI
PA13	105	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	106			-
V _{SS_2}	107	P		Default: V _{SS_2}
V _{DD_2}	108	P		Default: V _{DD_2}
PA14	109	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	110	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	111	I/O	5VT	Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	112	I/O	5VT	Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	113	I/O	5VT	Default: PC12 Alternate: UART4_TX



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	114	I/O	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX
PD1	115	I/O	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX
PD2	116	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX
PD3	117	I/O	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART1_CTS
PD4	118	I/O	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS
PD5	119	I/O	5VT	Default: PD5 Alternate: EXMC_NWE Remap: USART1_TX
V _{SS_10}	120			Default: V _{SS_10}
V _{DD_10}	121			Default: V _{DD_10}
PD6	122	I/O	5VT	Default: PD6 Alternate: EXMC_NWAIT Remap: USART1_RX
PD7	123	I/O	5VT	Default: PD7 Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK
PG9	124	I/O	5VT	Default: PG9 Alternate: EXMC_NE1, EXMC_NCE2
PG10	125	I/O	5VT	Default: PG10 Alternate: EXMC_NCE3_0, EXMC_NE2
PG11	126	I/O	5VT	Default: PG11 Alternate: EXMC_NCE3_1
PG12	127	I/O	5VT	Default: PG12 Alternate: EXMC_NE3
PG13	128	I/O	5VT	Default: PG13 Alternate: EXMC_A24
PG14	129	I/O	5VT	Default: PG14 Alternate: EXMC_A25
V _{SS_11}	130	P		Default: V _{SS_11}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{DD_11}	131	P		Default: V _{DD_11}
PG15	132	I/O	5VT	Default: PG15
PB3	133	I/O	5VT	Default: JTDO Alternate: SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	134	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	135	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD, ETH_PPS_OUT Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	136	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX
PB7	137	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX
BOOT0	138	I		Default: BOOT0
PB8	139	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, ETH_MII_TXD3 Remap: I2C0_SCL, CAN0_RX
PB9	140	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3 Remap: I2C0_SDA, CAN0_TX
PE0	141	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, EXMC_NBL0
PE1	142	I/O	5VT	Default: PE1 Alternate: EXMC_NBL1
V _{SS_3}	143	P		Default: V _{SS_3}
V _{DD_3}	144	P		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

2.6.2. GD32F107Vx LQFP100 pin definitions

Table 2-5. GD32F107Vx LQFP100 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate: TRACED1, EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate: TRACED2, EXMC_A21
PE6	5	I/O	5VT	Default: PE6 Alternate: TRACED3, EXMC_A22
V _{BAT}	6	P		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate: OSC32OUT
V _{SS_5}	10	P		Default: V _{SS_5}
V _{DD_5}	11	P		Default: V _{DD_5}
OSCIN	12	I		Default: OSCIN Remap: PD0
OSCOUT	13	O		Default: OSCOUT Remap: PD1
NRST	14	I/O		Default: NRST
PC0	15	I/O		Default: PC0 Alternate: ADC01_IN10
PC1	16	I/O		Default: PC1 Alternate: ADC01_IN11, ETH_MII_MDC, ETH_RMII_MDC
PC2	17	I/O		Default: PC2 Alternate: ADC01_IN12, ETH_MII_TXD2
PC3	18	I/O		Default: PC3 Alternate: ADC01_IN13, ETH_MII_TX_CLK
V _{SSA}	19	P		Default: V _{SSA}
V _{REF-}	20	P		Default: V _{REF-}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{REF+}	21	P		Default: V _{REF+}
V _{DDA}	22	P		Default: V _{DDA}
PA0-WKUP	23	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI ⁽³⁾ , ETH_MII_CRS
PA1	24	I/O		Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, TIMER4_CH1, ETH_MII_RX_CLK, ETH_RMII_REF_CLK
PA2	25	I/O		Default: PA2 Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, TIMER4_CH2, ETH_MII_MDIO, ETH_RMII_MDIO
PA3	26	I/O		Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3, ETH_MII_COL
V _{SS_4}	27	P		Default: V _{SS_4}
V _{DD_4}	28	P		Default: V _{DD_4}
PA4	29	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap: SPI2_NSS, I2S2_WS
PA5	30	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	31	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BKIN ⁽³⁾ Remap: TIMER0_BKIN
PA7	32	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON ⁽³⁾ , ETH_MII_RX_DV, ETH_RMII_CRS_DV Remap: TIMER0_CH0_ON
PC4	33	I/O		Default: PC4 Alternate: ADC01_IN14, ETH_MII_RXD0, ETH_RMII_RXD0
PC5	34	I/O		Default: PC5 Alternate: ADC01_IN15, ETH_MII_RXD1,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				ETH_RMII_RXD1
PB0	35	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON ⁽³⁾ , ETH_MII_RXD2 Remap: TIMER0_CH1_ON
PB1	36	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON ⁽³⁾ , ETH_MII_RXD3 Remap: TIMER0_CH2_ON
PB2	37	I/O	5VT	Default: PB2, BOOT1
PE7	38	I/O	5VT	Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI
PE8	39	I/O	5VT	Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON
PE9	40	I/O	5VT	Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0
PE10	41	I/O	5VT	Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON
PE11	42	I/O	5VT	Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1
PE12	43	I/O	5VT	Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON
PE13	44	I/O	5VT	Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2
PE14	45	I/O	5VT	Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3
PE15	46	I/O	5VT	Default: PE15 Alternate: EXMC_D12 Remap: TIMER0_BKIN
PB10	47	I/O	5VT	Default: PB10 Alternate: I2C1_SCL ⁽³⁾ , USART2_TX,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				ETH_MII_RX_ER Remap: TIMER1_CH2
PB11	48	I/O	5VT	Default: PB11 Alternate: I2C1_SDA ⁽³⁾ , USART2_RX, ETH_MII_TX_EN, ETH_RMII_TX_EN Remap: TIMER1_CH3
V _{SS_1}	49	P		Default: V _{SS_1}
V _{DD_1}	50	P		Default: V _{DD_1}
PB12	51	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA ⁽³⁾ , USART2_CK, TIMER0_BKIN, I2S1_WS, CAN1_RX, ETH_MII_TXD0, ETH_RMII_TXD0
PB13	52	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1
PB14	53	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON
PB15	54	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD
PD8	55	I/O	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX, ETH_MII_RX_DV, ETH_RMII_CRS_DV
PD9	56	I/O	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX, ETH_MII_RXD0, ETH_RMII_RXD0
PD10	57	I/O	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK, ETH_MII_RXD1, ETH_RMII_RXD1
PD11	58	I/O	5VT	Default: PD11 Alternate: EXMC_A16 Remap: USART2_CTS, ETH_MII_RXD2
PD12	59	I/O	5VT	Default: PD12 Alternate: EXMC_A17



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: TIMER3_CH0, USART2_RTS, ETH_MII_RXD3
PD13	60	I/O	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1
PD14	61	I/O	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2
PD15	62	I/O	5VT	Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3
PC6	63	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0 ⁽³⁾ Remap: TIMER2_CH0
PC7	64	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1 ⁽³⁾ Remap: TIMER2_CH1
PC8	65	I/O	5VT	Default: PC8 Alternate: TIMER7_CH2 ⁽³⁾ Remap: TIMER2_CH2
PC9	66	I/O	5VT	Default: PC9 Alternate: TIMER7_CH3 ⁽³⁾ Remap: TIMER2_CH3
PA8	67	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF
PA9	68	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	69	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
PA11	70	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3
PA12	71	I/O	5VT	Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI
PA13	72	I/O	5VT	Default: JTMS, SWDIO



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: PA13
NC	73			-
V _{SS_2}	74	P		Default: V _{SS_2}
V _{DD_2}	75	P		Default: V _{DD_2}
PA14	76	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	77	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	78	I/O	5VT	Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	79	I/O	5VT	Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	80	I/O	5VT	Default: PC12 Alternate: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	81	I/O	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX
PD1	82	I/O	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX
PD2	83	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX
PD3	84	I/O	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART1_CTS
PD4	85	I/O	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS
PD5	86	I/O	5VT	Default: PD5 Alternate: EXMC_NWE Remap: USART1_TX
PD6	87	I/O	5VT	Default: PD6 Alternate: EXMC_NWAIT Remap: USART1_RX



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PD7	88	I/O	5VT	Default: PD7 Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK
PB3	89	I/O	5VT	Default: JTDO Alternate: SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	90	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	91	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD, ETH_PPS_OUT Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	92	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX
PB7	93	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX
BOOT0	94	I		Default: BOOT0
PB8	95	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, ETH_MII_TXD3 Remap: I2C0_SCL, CAN0_RX
PB9	96	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3 Remap: I2C0_SDA, CAN0_TX
PE0	97	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, EXMC_NBL0
PE1	98	I/O	5VT	Default: PE1 Alternate: EXMC_NBL1
V _{SS_3}	99	P		Default: V _{SS_3}
V _{DD_3}	100	P		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

(3) Functions are available in GD32F107VD/E/F/G devices.



2.6.3. GD32F107Rx LQFP64 pin definitions

Table 2-6. GD32F107Rx LQFP64 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{BAT}	1	P		Default: V _{BAT}
PC13-TAMPER-RTC	2	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14-OSC32IN	3	I/O		Default: PC14 Alternate: OSC32IN
PC15-OSC32OUT	4	I/O		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0
OSCOUT	6	O		Default: OSCOUT Remap: PD1
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: ADC01_IN10
PC1	9	I/O		Default: PC1 Alternate: ADC01_IN11, ETH_MII_MDC, ETH_RMII_MDC
PC2	10	I/O		Default: PC2 Alternate: ADC01_IN12, ETH_MII_TXD2
PC3	11	I/O		Default: PC3 Alternate: ADC01_IN13, ETH_MII_TX_CLK
V _{SSA}	12	P		Default: V _{SSA}
V _{DDA}	13	P		Default: V _{DDA}
PA0-WKUP	14	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI ⁽³⁾ , ETH_MII_CRS
PA1	15	I/O		Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, TIMER4_CH1, ETH_MII_RX_CLK, ETH_RMII_REF_CLK
PA2	16	I/O		Default: PA2 Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, TIMER4_CH2, ETH_MII_MDIO, ETH_RMII_MDIO



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3, ETH_MII_COL
V _{SS_4}	18	P		Default: V _{SS_4}
V _{DD_4}	19	P		Default: V _{DD_4}
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap: SPI2_NSS, I2S2_WS
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BKIN ⁽³⁾ Remap: TIMER0_BKIN
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON ⁽³⁾ , ETH_MII_RX_DV, ETH_RMII_CRS_DV Remap: TIMER0_CH0_ON
PC4	24	I/O		Default: PC4 Alternate: ADC01_IN14, ETH_MII_RXD0, ETH_RMII_RXD0
PC5	25	I/O		Default: PC5 Alternate: ADC01_IN15, ETH_MII_RXD1, ETH_RMII_RXD1
PB0	26	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON ⁽³⁾ , ETH_MII_RXD2 Remap: TIMER0_CH1_ON
PB1	27	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON ⁽³⁾ , ETH_MII_RXD3 Remap: TIMER0_CH2_ON
PB2	28	I/O	5VT	Default: PB2, BOOT1
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL ⁽³⁾ , USART2_TX, ETH_MII_RX_ER Remap: TIMER1_CH2



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB11	30	I/O	5VT	Default: PB11 Alternate: I2C1_SDA ⁽³⁾ , USART2_RX, ETH_MII_TX_EN, ETH_RMII_TX_EN Remap: TIMER1_CH3
V _{SS_1}	31	P		Default: V _{SS_1}
V _{DD_1}	32	P		Default: V _{DD_1}
PB12	33	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA ⁽³⁾ , USART2_CK, TIMER0_BKIN, I2S1_WS, CAN1_RX, ETH_MII_TXD0, ETH_RMII_TXD0
PB13	34	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1
PB14	35	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON
PB15	36	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD
PC6	37	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0 ⁽³⁾ Remap: TIMER2_CH0
PC7	38	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1 ⁽³⁾ Remap: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8 Alternate: TIMER7_CH2 ⁽³⁾ Remap: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9 Alternate: TIMER7_CH3 ⁽³⁾ Remap: TIMER2_CH3
PA8	41	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	43	I/O	5VT	Default: PA10



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI
PA13	46	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	47	P		Default: V _{SS_2}
V _{DD_2}	48	P		Default: V _{DD_2}
PA14	49	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	50	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	51	I/O	5VT	Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	52	I/O	5VT	Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	53	I/O	5VT	Default: PC12 Alternate: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD2	54	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX
PB3	55	I/O	5VT	Default: JTDO Alternate: SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	56	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	57	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD, ETH_PPS_OUT



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	58	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX
PB7	59	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1 Remap: USART0_RX
BOOT0	60	I		Default: BOOT0
PB8	61	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, ETH_MII_TXD3 Remap: I2C0_SCL, CAN0_RX
PB9	62	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3 Remap: I2C0_SDA, CAN0_TX
V _{SS_3}	63	P		Default: V _{SS_3}
V _{DD_3}	64	P		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
(2) I/O Level: 5VT = 5 V tolerant.
(3) Functions are available in GD32F107RD/E/F/G devices.

3. Functional description

3.1. ARM® Cortex™-M3 core

The Cortex™-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex™-M3 processor core
- Up to 108 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex™-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex™-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 1024 Kbytes of Flash memory
- 96 Kbytes of SRAM

The ARM® Cortex™-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 1024 Kbytes of inner Flash at most and 96 Kbytes of inner SRAM is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The [Table 2-3. GD32F107xx memory map](#) shows the memory map of the GD32F107xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 3 to 25 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz. See [Figure 2-5. GD32F107xx clock tree](#) for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6), USBFS in device mode (PA9, PA11 and PA12). It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of Flash memory is selected. It also supports to boot from bank 1 of Flash memory by

setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

- **Deep-sleep mode**

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the Deep-sleep mode, the IRC8M is selected as the system clock.

- **Standby mode**

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine
- Up to 1 MSPS conversion rate
- Conversion range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to two 12-bit 1 μ s multi-channel ADCs are integrated in the device. Each is a total of up to 21 multiplexed external channels. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADCs can be triggered from the events generated by the general-purpose timers (TIMERx) and the advanced-control timers (TIMER0 and TIMER7) with internal connection. The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between $2.6\text{ V} < V_{DDA} < 3.6\text{ V}$. The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage

into a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converters of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DAC channels are used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is V_{REF+} .

3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: Timers, ADC, SPIs, I²Cs, USARTs, DAC, I²S
- Dedicated DMA controller with the Ethernet application

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Four types of access method are supported: peripheral to peripheral, peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 112 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 112 general purpose I/O pins (GPIO) in GD32F107xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0-PF15, PG0-PG15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are

shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Up to two 16-bit advanced-control timer (TIMER0 & TIMER7), four 16-bit general-purpose timers (GPTM), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each GPTM and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0 & TIMER7) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned counting modes)
- Single pulse mode output

If configured as a general-purpose 16-bit timer, it has the same functions as the TIMER x timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM), known as TIMER1 ~ TIMER4 can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 and TIMER6 are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F107xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 6.75 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication except UART4.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F107xx contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.

3.16. Universal serial bus full-speed (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host/OTG mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

3.17. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 14 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. Ethernet MAC interface

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 17 with 25 MHz output and RMII up to 9 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.19. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and

CF card

- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.20. Debug mode

- Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.21. Package and operation temperature

- LQFP144 (GD32F107Zx), LQFP100 (GD32F107Vx), LQFP64 (GD32F107Rx)
- Operation temperature range: -40°C to +85°C (industrial level)

4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
V_{DDA}	External analog supply voltage	$V_{SSA} - 0.3$	$V_{SSA} + 3.6$	V
V_{BAT}	External battery supply voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
V_{IN}	Input voltage on 5V tolerant pin	$V_{SS} - 0.3$	$V_{DD} + 4.0$	V
	Input voltage on other I/O	$V_{SS} - 0.3$	4.0	V
I_{IO}	Maximum current for GPIO pins	—	25	mA
T_A	Operating temperature range	-40	+85	°C
T_{STG}	Storage temperature range	-55	+150	°C
T_J	Maximum junction temperature	—	125	°C

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	Supply voltage	—	2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V_{DD}	2.6	3.3	3.6	V
V_{BAT}	Battery supply voltage	—	1.8	—	3.6	V

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I _{DD}	Supply current (Run mode)	V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System clock=108 MHz, All peripherals enabled	—	45.2	—	mA
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System clock =108 MHz, All peripherals disabled	—	36.0	—	mA
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System clock =72MHz, All peripherals enabled	—	32.4	—	mA
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System Clock =72 MHz, All peripherals disabled	—	26.1	—	mA
	Supply current (Sleep mode)	V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, CPU clock off, All peripherals enabled	—	23.2	—	mA
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, CPU clock off, All peripherals disabled	—	13.9	—	mA
	Supply current (Deep-Sleep mode)	V _{DD} =V _{BAT} =3.3V, All clock off, IRC40K on, RTC on, All GPIOs analog mode	—	0.65	1.4	mA
	Supply current (Standby mode)	V _{DD} =V _{BAT} =3.3V, LDO off, LXTAL off, IRC40K on, RTC on	—	20.5	—	μA
I _{BAT}	Battery supply current (Standby mode)	V _{DD} not available, V _{BAT} =3.3V, LDO off, LXTAL on, IRC40K off, RTC on	—	10.1	—	μA
		V _{DD} not available, V _{BAT} =3.3 V, LDO off, LXTAL off, IRC40K on, RTC on	—	6.8	—	μA

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the [Table 4-4. EMS characteristics](#), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C conforms to IEC 61000-4-2	3A
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and V _{SS} pins	V _{DD} = 3.3 V, T _A = +25 °C conforms to IEC 61000-4-4	4A

EMI (Electromagnetic Interference) emission testing result is given in the [Table 4-5. EMI characteristics](#), compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol	Parameter	Conditions	Tested frequency band	Conditions			Unit
				56M	72M	108M	
S _{EMI}	Peak level	V _{DD} = 3.3 V, T _A = +25 °C, compliant with IEC 61967-2	0.1 to 2 MHz	<0	<0	<0	dBμV
			2 to 30 MHz	2.3	1.9	0.1	
			30 to 130 MHz	-4.7	-2.1	-3.7	
			130 MHz to 1GHz	-4.7	-2.1	-3.7	

4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{POR}	Power on reset threshold		2.32	2.40	2.48	V
V _{PDR}	power down reset threshold		2.27	2.35	2.43	V
V _{HYST}	PDR hysteresis		—	0.05	—	V
T _{RSTTEMP}	Reset temporization		—	2	—	s

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A=25\text{ }^\circ\text{C}$; JESD22-A114	—	—	3000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A=25\text{ }^\circ\text{C}$; JESD22-C101	—	—	500	V

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LU	I-test	$T_A=25\text{ }^\circ\text{C}$; JESD78	—	—	± 100	mA
	$V_{\text{supply over voltage}}$		—	—	5.4	V

4.7. External clock characteristics

Table 4-9. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HXTAL}	High Speed External oscillator (HXTAL) frequency	$V_{\text{DD}}=3.3\text{V}$	3	8	32	MHz
C_{HXTAL}	Recommended load capacitance on OSCIN and OSCOUT	—	—	20	30	pF
R_{FHXTAL}	Recommended external feedback resistor between XTALIN and XTALOUT	—	—	1	—	MΩ
D_{HXTAL}	HXTAL oscillator duty cycle	—	48	50	52	%
I_{DDHXTAL}	HXTAL oscillator operating current	$V_{\text{DD}}=3.3\text{V}, T_{\text{A}}=25^{\circ}\text{C}$	—	1.4	—	μA
t_{SUHXTAL}	HXTAL oscillator startup time	$V_{\text{DD}}=3.3\text{V}, T_{\text{A}}=25^{\circ}\text{C}$	—	2	—	ms

Table 4-10. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LXTAL}	Low Speed External oscillator (LXTAL) frequency	$V_{\text{DD}}=V_{\text{BAT}}=3.3\text{V}$	—	32.768	1000	KHz
C_{LXTAL}	Recommended load capacitance on OSC32IN and OSC32OUT	—	—	—	15	pF
R_{FLXTAL}	Recommended external feedback resistor between XTAL32IN and XTAL32OUT	—	—	5	—	MΩ
D_{LXTAL}	LXTAL oscillator duty cycle	—	48	50	52	%
I_{DDLXTAL}	LXTAL oscillator operating current	$V_{\text{DD}}=V_{\text{BAT}}=3.3\text{V}$	—	1.4	—	μA
t_{SULXTAL}	LXTAL oscillator startup time	$V_{\text{DD}}=V_{\text{BAT}}=3.3\text{V}$	—	3	—	s

4.8. Internal clock characteristics

Table 4-11. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD}=3.3V$	—	8	—	MHz
ACC_{IRC8M}	IRC8M oscillator Frequency accuracy, Factory-trimmed	$V_{DD}=3.3V, T_A=-40^{\circ}C \sim +105^{\circ}C$	-2.5	—	+1.5	%
		$V_{DD}=3.3V, T_A=0^{\circ}C \sim +85^{\circ}C$	-1.2	—	+1.2	%
		$V_{DD}=3.3V, T_A=25^{\circ}C$	-1	—	+1	%
D_{IRC8M}	IRC8M oscillator duty cycle	$V_{DD}=3.3V, f_{IRC8M}=8MHz$	48	50	52	%
$I_{DDIRC8M}$	IRC8M oscillator operating current	$V_{DD}=3.3V, f_{IRC8M}=8MHz$	—	80	100	μA
$t_{SUIRC8M}$	IRC8M oscillator startup time	$V_{DD}=3.3V, f_{IRC8M}=8MHz$	1	—	2	μs

Table 4-12. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{IRC40K}	Low Speed Internal oscillator (IRC40K) frequency	$V_{DD}=V_{BAT}=3.3V, T_A=-40^{\circ}C \sim +85^{\circ}C$	30	40	60	KHz
$I_{DDIRC40K}$	IRC40K oscillator operating current	$V_{DD}=V_{BAT}=3.3V, T_A=25^{\circ}C$	—	1	2	μA
$t_{SUIRC40K}$	IRC40K oscillator startup time	$V_{DD}=V_{BAT}=3.3V, T_A=25^{\circ}C$	—	—	80	μs

4.9. PLL characteristics

Table 4-13. PLL characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{PLLIN}	PLL input clock frequency		1	8	25	MHz
f_{PLL}	PLL output clock frequency		16	—	108	MHz
t_{LOCK}	PLL lock time		—		100	μ s

4.10. Memory characteristics

Table 4-14. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PE_{CYC}	Number of guaranteed program /erase cycles before failure (Endurance)	$T_A=-40^{\circ}C \sim +85^{\circ}C$	100	—	—	kcycles
t_{RET}	Data retention time	$T_A=125^{\circ}C$	20	—	—	years
t_{PROG}	Word programming time	$T_A=-40^{\circ}C \sim +85^{\circ}C$	200	—	400	μ s
t_{ERASE}	Page erase time	$T_A=-40^{\circ}C \sim +85^{\circ}C$	60	100	450	ms
t_{MERASE}	Mass erase time	$T_A=-40^{\circ}C \sim +85^{\circ}C$	3.2	—	9.6	s

4.11. GPIO characteristics

Table 4-15. I/O port characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Standard IO Low level input voltage	$V_{DD}=2.6V$	-0.3	—	0.95	V
	5V-tolerant IO Low level input voltage	$V_{DD}=2.6V$	-0.3	—	0.9	V
V_{IH}	Standard IO High level input voltage	$V_{DD}=2.6V$	1.2	—	4.0	V
	5V-tolerant IO High level input voltage	$V_{DD}=2.6V$	1.5	—	5.5	V
V_{OL}	Low level output voltage	$V_{DD}=2.6V$	—	—	0.2	V
V_{OH}	High level output voltage	$V_{DD}=2.6V$	2.3	—	—	V
R_{PU}	Internal pull-up resistor	$V_{IN}=V_{SS}$	30	40	50	k Ω
R_{PD}	Internal pull-down resistor	$V_{IN}=V_{DD}$	30	40	50	k Ω

4.12. ADC characteristics

Table 4-16. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Operating voltage		2.6	3.3	3.6	V
V _{ADCIN}	ADC input voltage range		0	—	V _{REF+}	V
f _{ADC}	ADC clock		0.6	—	14	MHz
f _s	Sampling rate		—	—	1	MHz
f _{ADCCONV}	ADC conversion time	f _{ADC} =14MHz	1	—	18	μs
R _{ADC}	Input sampling switch resistance		—	—	0.5	kΩ
C _{ADC}	Input sampling capacitance	No pin/pad capacitance included	—	32	—	pF
t _{SU}	Startup time		—	—	1	μs

4.13. DAC characteristics

Table 4-17. DAC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Operating voltage		2.6	3.3	3.6	V
V _{DACIN}	DAC input voltage range		0	—	V _{REF+}	V
R _{LOAD}	Load resistance	Resistive load vs. V _{SSA} with buffer ON	5	—	—	kΩ
C _{LOAD}	Load capacitance	No pin/pad capacitance included	—	—	50	pF
DNE	Differential non-linearity error	DAC in 12-bit	—	—	±3	LSB
INL	Integral non-linearity	DAC in 12-bit	—	—	±4	LSB
Offset	Offset error	DAC in 12-bit, V _{REF+} = 3.6 V	—	—	±12	LSB
GE	Gain error	DAC in 12-bit	—	—	±0.5	%

4.14. I2C characteristics

Table 4-18. I2C characteristics

Symbol	Parameter	Conditions	Standard mode		Fast mode		Unit
			Min	Max	Min	Max	
f _{SCL}	SCL clock frequency		0	100	0	400	KHz
t _{SCL(H)}	SCL clock high time		4.0	—	0.6	—	ns
t _{SCL(L)}	SCL clock low time		4.7	—	1.3	—	ns



4.15. SPI characteristics

Table 4-19. SPI characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK}	SCK clock frequency		—	—	18	MHz
$t_{SCK(H)}$	SCK clock high time		19	—	—	ns
$t_{SCK(L)}$	SCK clock low time		19	—	—	ns
SPI master mode						
$t_{V(MO)}$	Data output valid time		—	—	25	ns
$t_{H(MO)}$	Data output hold time		2	—	—	ns
$t_{SU(MI)}$	Data input setup time		5	—	—	ns
$t_{H(MI)}$	Data input hold time		5	—	—	ns
SPI slave mode						
$t_{SU(NSS)}$	NSS enable setup time	$f_{PCLK}=54MHz$	74	—	—	ns
$t_{H(NSS)}$	NSS enable hold time	$f_{PCLK}=54MHz$	37	—	—	ns
$t_{A(SO)}$	Data output access time	$f_{PCLK}=54MHz$	0	—	55	ns
$t_{DIS(SO)}$	Data output disable time		3	—	10	ns
$t_{V(SO)}$	Data output valid time		—	—	25	ns
$t_{H(SO)}$	Data output hold time		15	—	—	ns
$t_{SU(SI)}$	Data input setup time		5	—	—	ns
$t_{H(SI)}$	Data input hold time		4	—	—	ns

5. Package information

Figure 5-1. LQFP package outline




Table 5-1. LQFP package dimensions

Symbol	LQFP64			LQFP100			LQFP144		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	1.60	-	-	1.60
A1	0.05	-	0.15	0.05	-	0.15	0.05	-	0.15
A2	1.35	1.40	1.45	1.35	1.40	1.45	1.35	1.40	1.45
D	-	12.00	-	-	16.00	-	-	22.00	-
D1	-	10.00	-	-	14.00	-	-	20.00	-
E	-	12.00	-	-	16.00	-	-	22.00	-
E1	-	10.00	-	-	14.00	-	-	20.00	-
R1	0.08	-	-	0.08	-	-	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°
θ_1	0°	-	-	0°	-	-	0°	-	-
θ_2	11°	12°	13°	11°	12°	13°	11°	12°	13°
θ_3	11°	12°	13°	11°	12°	13°	11°	12°	13°
c	0.09	-	0.20	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	-	0.20	-	-
b	0.17	0.20	0.27	0.17	0.20	0.27	0.17	0.20	0.27
e	-	0.50	-	-	0.50	-	-	0.50	-
D2	-	7.50	-	-	12.00	-	-	17.50	-
E2	-	7.50	-	-	12.00	-	-	17.50	-
aaa	0.20			0.20			0.20		
bbb	0.20			0.20			0.20		
ccc	0.08			0.08			0.08		

(Original dimensions are in millimeters)

6. Ordering information

Table 6-1. Part ordering code for GD32F107xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F107RBT6	128	LQFP64	Green	Industrial -40°C to +85°C
GD32F107RCT6	256	LQFP64	Green	Industrial -40°C to +85°C
GD32F107RDT6	384	LQFP64	Green	Industrial -40°C to +85°C
GD32F107RET6	512	LQFP64	Green	Industrial -40°C to +85°C
GD32F107RFT6	768	LQFP64	Green	Industrial -40°C to +85°C
GD32F107RGT6	1024	LQFP64	Green	Industrial -40°C to +85°C
GD32F107VBT6	128	LQFP100	Green	Industrial -40°C to +85°C
GD32F107VCT6	256	LQFP100	Green	Industrial -40°C to +85°C
GD32F107VDT6	384	LQFP100	Green	Industrial -40°C to +85°C
GD32F107VET6	512	LQFP100	Green	Industrial -40°C to +85°C
GD32F107VFT6	768	LQFP100	Green	Industrial -40°C to +85°C
GD32F107VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F107ZCT6	256	LQFP144	Green	Industrial -40°C to +85°C
GD32F107ZDT6	384	LQFP144	Green	Industrial -40°C to +85°C
GD32F107ZET6	512	LQFP144	Green	Industrial -40°C to +85°C
GD32F107ZFT6	768	LQFP144	Green	Industrial -40°C to +85°C
GD32F107ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Oct.25, 2013
1.1	Characteristics values modified	Nov.10, 2013
1.2	Repair history accumulation error	Jan.24, 2018
1.3	Delete the PD0,PD1 remap to OSC pins information in packages no less than 100 pins	Feb.15, 2020

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

单击下面可查看定价，库存，交付和生命周期等信息

[>>GigaDevice\(兆易创新\)](#)